Quantum computing technology is maturing at a relentless pace, yet individual quantum bits are wired one by one. As quantum processors become more complex, they require efficient interfaces to deliver signals for control and readout while keeping the number of inputs manageable. Digital electronics offers solutions to the scaling challenge by leveraging established industrial infrastructure and applying it to integrate silicon-based quantum devices with conventional CMOS circuits. Here, we combine both technologies at milikelvin temperatures and demonstrate the building blocks of a dynamic random access architecture for efficient readout of complex quantum circuits. Our circuit is divided into cells, each containing a CMOS quantum dot (QD) and a field-effect transistor that enables selective readout of the QD, as well as charge storage on the QD gate similar to 1T-1C DRAM technology. We show dynamic readout of two cells by interfacing them with a single radiofrequency resonator. Our results demonstrate a path to reducing the number of input lines per qubit and enable addressing of large-scale device arrays.
Quantum computers promise to solve problems which seem intractable using conventional computers [1] . Several different physical implementations of a quantum computer are being developed [2] and state-of-the-art processors are approaching the level of 50 to 100 quantum bits (or qubits) where quantum computers are expected to demonstrate capabilities beyond conventional computers for specific tasks [3] .
For most physical realizations, quantum processors require cryogenic temperatures to operate, precise lownoise control signals [4] to manipulate the information and highly sensitive readout techniques to extract the results; all without disturbing the fragile quantum states. In current solid-state quantum processors, signals are generated using general-purpose instruments at room temperature and delivered to the quantum processor at low temperatures. The physical qubits across all platforms are controlled directly with at least one control line per qubit. However, as the size of quantum processors continues to increase, the one-qubit-one-input approach is recognized to be unsustainable [5] , especially if we consider that a large-scale fault-tolerant quantum computer might ultimately require 10 8 qubits to solve the most computationally demanding algorithms [6] . Efficiently delivering control and readout signals to increasingly more complex quantum circuits while reducing the number of inputs per qubit is one of the major challenges towards a fully-fledged large-scale universal quantum computer.
Digital electronics may offer some opportunities to overcome this difficulty. Some of the challenges that large-scale quantum computing faces resemble those that conventional computing has already solved. A perfect example is controlling billions of transistors with just a few thousands of input-output connections. Moreover, integrated digital electronics allows signal generation, data flow management, low-level feedback and high-level operations locally. Therefore, to relax wiring requirements and reduce the latency of solid-state quantum computers, integration of digital electronics with quantum devices at cryogenic temperatures could be a promising strategy [7, 8] . Nevertheless, to apply this approach, understanding the behaviour of digital circuits at cryogenic temperatures is paramount.
Digital information processing devices are typically manufactured using silicon as the base material. Coincidentally, electron spins in silicon are amongst the most promising candidates for large-scale quantum computing [9, 10] due to their small footprint (sub 100 nm dimensions) and very long coherence times, particularly in isotopically purified silicon ( 28 Si) [11, 12] . Siliconbased spin qubits benefit from a variety of qubit designs and different coupling strategies [11, [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] and can be read out dispersively using Pauli spin-blockade [25] [26] [27] . To date, operation of one-dimensional arrays has been shown [15] , high-fidelity single qubit gates [28] [29] [30] [31] and two qubit gates [11, 23] have been achieved and a programmable two-qubit silicon-based processor has been demonstrated [22] .
Recently, it was shown that CMOS transistors can be used as the basis for spin qubits [17, 32] . Several other silicon-based quantum devices could, in principle, be re-alised in a manner compatible with industrial CMOS processes, with the potential of large-scale, high-yield fabrication. It seems then natural to explore the direct integration of silicon quantum devices and conventional CMOS digital technology to tackle the challenges in addressing, controlling and reading multi-qubit circuits. Blueprints of such all-silicon systems integrating quantum and classical components have emerged [33] [34] [35] as well as first basic demonstrations of direct integration [36] .
Here, we present a CMOS dynamic random access architecture for control and readout of multiple quantum devices. Our design is inspired by the square arrays found in dynamic random access memory (1T-1C DRAM) and allows on-demand routing of static and radio-frequency (rf) signals to individual devices. The architecture is composed of individual cells each containing a control field-effect transistor ("control FET") and a quantum dot (QD) device. In our experiments, the QDs are themselves formed in the channel of a nanowire FET, integrated on the same chip as the control FETs and fabricated using the same CMOS processes. When not addressed, each cell can be used as a node to store charge on the QD device gate that allows trapping single-electrons in the QD device with a time constant approaching 1 s. In this Article, we demonstrate random access and readout of two individual cells at cryogenic temperatures. For readout, we use capacitive gate-based radio-frequency reflectometry that turns the gate defining the quantum dot into a sensor by coupling it to a lumped-element resonant circuit [37] [38] [39] . We characterize the bandwidth of the architecture in terms of a resonant frequency overlap of 13 MHz, and find optimal operation voltage levels for the digital transistor. Moreover, we show dynamic readout of the cells and obtain charge stability maps sequentially. Finally, we propose an architecture for addressing large-scale device arrays with a quadratic reduction in the number of inputs.
I. CIRCUIT CHARACTERIZATION
We show the sequential access circuit in Fig. 1(a) . It consists of two CMOS single-electron memory cells [36] (cell 1(2) in green(orange)) connected to a single bias line and a lumped-element radio-frequency resonator for readout (resonator components are highlighted in grey). Each memory cell is made from two transistors which we refer to as Q i and T i . Q i is a 60-nm-wide silicon nanowire transistor with a short channel length (25 and 30 nm for cell 1 and 2 respectively). Such devices are routinely used to trap single-electrons in quantum dots that form at the top most corners of the nanowire channel when operated in the sub-threshold regime at cryogenic temperatures [40, 41] . Transistor T i is a wider device with a channel width of 10 µm and gate length of 25 nm and 30 nm for cell 1 and 2 respectively which we refer to as the control FET. The four transistors are manufac- tured using fully-depleted silicon-on-insulator (FD-SOI) technology following standard CMOS processes. They are located on the same chip and are connected via bond wires (see Methods for details of the fabrication).
We label the primary inputs of the circuit as data and word lines in analogy with memory chips. Each cell has one word line V WLi which connects to the gate of the control FET T i allowing control over the channel resistance. The data line V DL is shared among the two cells and allows control over the gate voltage on Q i conditional on the state of T i . Additionally, a voltage applied to the silicon substrate, V BG , acts as a back-gate. Switching T i to the on state while keeping all the remaining T j off allows for individual addressing of a single quantum device Q i .
Multiple devices can be addressed sequentially by timing the voltages on T i accordingly, as we demonstrate further below.
To read the quantum state of the devices sequentially, we connect a lumped-element LC resonator in parallel with the memory cells and use radio-frequency reflectometry to probe the resonant state of the combined circuit [36] . The natural frequency of the resonator f 0 is given by f 0 = 1/2π √ LC T where C T is the total capacitance of the system that includes, in particular, the state-dependent quantum or tunneling capacitance of any quantum device which is connected to the LC circuit [42] via the control FETs. We drive the resonator with a small (−90 dBm) radio-frequency signal at frequency f c that we coupled into the data line via a bias tee. The whole circuit is operated in a dilution refrigerator with a base temperature of 15 mK.
Next, we show the frequency dependence of the circuit's reflection coefficient S 11 in Fig. 1(b) for the four possible states of the two control FETs. A dip in the reflection coefficient occurs when we drive the resonator at its natural frequency of oscillation, which shifts towards lower frequency for each T i in the on state due to the additional circuit capacitance introduced by the enabled cell (by approximately 28 MHz, see Supplementary Table  S1 for resonance parameters). Most importantly, we observe a large spectral overlap of 13 MHz with 3 dB bandwidth in the enlarged view in Fig. 1 (c) when addressing one cell at a time. Spectral overlap is paramount to dynamical multi-qubit readout as it means that both cells can be read using the same input frequency, while the degree of overlap determines the bandwidth of the architecture. In addition to the resonance frequency shift, we observe a reduction in the loaded quality factor Q L from a value of 96, when both T 1 or T 2 are in the off state, to a value of 40, when either T 1 or T 2 are in the on state. An on-state Q L of 40 is comparable to previous experiments with [36] and without [38] control circuit.
Based on the spectra shown in Fig. 1 (c), we select a carrier frequency f c = 615 MHz to probe the state of the quantum devices. When using radio-frequency reflectometry, changes in the complex impedance of the circuit are probed by driving the circuit close to resonance while monitoring the phase and magnitude of the reflected signal (see Methods for details of the circuit). Changes in the capacitance of the quantum device ∆C, attributed to tunneling of single electrons, are detected through changes in the reflected phase ∆Φ = −2Q∆C/C T [39] . In Fig. 1 (d-e), we observe phase shift peaks as we change V DL that corresponds to regions of charge instability in Q i . At these voltages, single electrons cyclically tunnel between the QDs in the channel and the source or drain electron reservoirs in Q i . For each measurement only one T i is set to the on state while the other is off. Below we perform further measurement focusing on a particular region of this stability diagram (highlighted in Fig. 1 (d-e)) for both quantum devices. 
II. DIGITAL TRANSISTOR OPERATION PARAMETERS
In this section, we focus on the digital operation of the control transistors with the aim to find the optimal voltage levels. For a dynamical random-access readout scheme, T i should fulfill several requirements: In the on state, T i should be sufficiently conductive to allow highsensitivity gate-based readout of the selected quantum device. In the off state, T i should be sufficiently resistive to block the rf signal to deselected cells and to retain the charge on Q i 's gate for the duration operations are being performed in other cells.
As a first step towards dynamically operating the circuit, we identify suitable on and off state voltages for the control FET gate (i.e. the high, V H WLi , and low, V L WLi , signal levels). In Fig. 2(a-b) , we show the phase of the reflected signal from the resonator as a function of V DL and V WLi in the V DL areas highlighted in Fig. 1(d-e) . We can identify three regions: The on region for V WLi > 0.9 V, where we observe single electron tunneling, the off region for V WLi < 0.7 V, where we observe no transitions and finally, for 0.7 V< V WLi < 0.9 V the forbidden region. In the latter, T i is in the saturation regime, where, due to the voltage-dependence gate capacitance of the control FET, the phase varies largely [43] . This region should be avoided when assigning voltage levels. To highlight the different response of the resonator in the digital on and off states, we show the phase change ∆φ as a function of V DL for cell 1 and 2 in Fig. 2(c-d) , respectively, at V L(H) WLi = 0.5(1.2) V (as indicated by the dashed black lines in Fig. 2(a-b) ). We note the close similarity between the operation voltage levels of both T i for addressing the quantum devices Q i at millikelvin temperature. In a scaled up architecture, with increasing circuit complexity, reproducible electrical characteristics between cells will be essential.
III. DYNAMIC OPERATION A. Charge retention time
Random access of a single cell can be achieved by switching the selected T i on while all other T j are off. Since the data line voltage V DL is shared among the cells, the gate voltage on all deselected Q j floats and decays over time while addressing cell i. Floating gate charge storage, which is also found in modern dynamic random access memory (DRAM) chips, is an important feature of dynamic readout and its associated charge retention time sets the maximum time to perform operations on other cells before the information is lost.
In this section, we characterize the discharge of one cell in order to determine an appropriate voltage refresh rate. We consider the equivalent circuit model of the memory cell as shown in Fig. 3(a) with a V WL -dependent channel resistance R F of the control FET and a gate resistance R G of the quantum device combined with a capacitance C G , realizing charge storage on the quantum device gate. C G has a contribution from the FET, the quantum device gate and the parasitic capacitance of the inter-connection. The latter dominates in this experiment (see Supplementary Table S1 and Note). In the on state, the voltage V G on the gate capacitor is charged to V DL , while in the off state V G decays over time as
Here τ = CGRGRF RG+RF is the circuit time constant and V final = VDLRG (RF+RG) is the equilibrium voltage at the gate of the quantum device at t → ∞. Since τ and V final depend on R F , and thus on the operation voltage level V WL , we proceed by investigating their functional dependence further in order to find the optimal voltage operation point to maximize the charge retention time.
We monitor the discharge of the cell in a pulsed experiment by measuring the source-drain current I SD through the quantum device over time. As shown in Fig. 3(a) , we keep V DL constant while V WL switches from the high level (V H WL ) to a low level (V L WL ) at t = 0. We set the pulse amplitude to 0.5 V and vary the pulse offset ensuring that the transistor remains on in the high part of the pulse. We show an example discharge measurement for V L WL = 0.5 V in Fig. 3(b) , where several single electron transitions (indicated by stars) can bee observed in I SD over time. After 1.5 s the current settles to a value determined by V final . We compare the discharge data with a measurement of the same single electron transitions of the device as a function of V DL in quasi-static conditions as shown in the inset of Fig. 3(b) . By matching peaks in the decay over time to peaks as a function of V DL we reproduce the dynamics of the voltage on the quantum device gate V G (t) as shown in Fig. 3(c) for multiple values of V L WL . At t = 0, we observe an initial fast decay, possibly due to cross-talk, followed by a slow decay characterized by Eq. 1. We fit a double exponential to capture the fast and slow dynamics (see Supplementary Note) and extract V final and τ from the slow decay which we show in Fig. 3(d) as a function of V L WL . We observe that as V L WL increases (R F decreases) V final becomes larger due to the voltage divider characteristic of the cell (see panel (a)). In the case of τ , we observe a reduction from 0.9 s to 0.2 s. Both trends are captured in our model. We note that the time constant could be increased further for a larger capacitance C G .
While initially it may seem beneficial to select a low V L WL level to maximize τ , the retention or refresh time is determined by the maximum tolerable gate voltage drop of the cell, δV , which has to be accessed given a specific qubit implementation. Using our model and defining the voltage drop ratio a = δV /V DL and the resistance ratio r = (R F + R G )/R F , we find that the retention time is given by t r = R G C G ln[(1 − ar)
−1 ]/r which is a monotonically increasing function of r. Hence, t r is maximized by operating at large V L WL while remaining in the off regime. In this analysis, it is important to note that we keep V DL constant which is approximately what will happen when addressing multiple quantum devices with similar operating voltages. Such operation is a particular feature of our proposal and differs from the 1T-1C DRAM read protocol where V DL is typically set to half the maximum voltage stored in the capacitor. Such voltage level maximizes the readout signal and the retention time of both the uncharged and charged memory state of the capacitor [44] . In our proposal, we operate exclusively at the charged state of Q i where retention time is maximized by selecting a less resistive FET, i.e. V L WL as large as possible while remaining in the off state. For sequential readout, as demonstrated further below, we select V L WL = 0.5 V to enhance the retention time in the off state while preserving good noise margins.
B. Dynamic power dissipation
Having extracted the digital voltage levels for the control FETs, we can estimate the dynamic power dissipation of the architecture. This parameter is important when operating at the base temperature of a dilution refrigerator where limited cooling power, typically 400 µW, is available. The dynamic power when switching T i is
WL , C cell is the additional capacitance introduced by switching T i to the on state and f op is the switching frequency. The maximum f op is given by the bandwidth of the architecture and C cell by the gate area of the FET plus the parasitic capacitance of the interconnect between T i with Q i . Given our selection of ∆V = 0.7 V, the bandwidth 13 MHz and C cell = 70 fF (see Supplementary Table  S1 ), we estimate 0.4 µW/cell which will allow operating 1,000 cells simultaneously. The power dissipation can be reduced by pushing the voltage levels closer to the forbidden region ∆V = 0.4 V, thus reducing the noise level margins, and by minimizing C cell by optimizing the circuit layout. The minimum C cell will be the dominated by the geometric capacitance of T i of 8 fF. At the same frequency of operation the dissipation will be P ≈ 0.05 µW/cell extending the number of cells that can be operated at the same time to 20,000. When reducing the circuit capacitance the noise associated with charging the cell via the control FET resistance should be considered V RMS = k B T /C cell . In this experiment we estimate the noise at 1.7 µV (15 mK base temperature).
C. Sequential readout
We now turn to demonstrate sequential dynamic readout of quantum devices in two memory cells. We show the pulsing scheme to dynamically read both memory cells in Fig. 4(a) .
In the first half of the cycle, from 0 to 12 ms, we set T 1 and T 2 to the digital on and off states respectively. Simultaneously, we apply an analogue signal to the common data line V DL (blue trace) that ramps up the gate voltage on the data line (now connected to Q 1 ). We read the signal dispersively using gate-based readout and detect peaks in the phase due to single-electron transitions between a QD and a reservoir in Q 1 .
In the second half of the cycle, from 12 to 24 ms, we invert the digital voltages on T 1 and T 2 such that we can now detect the transitions in Q 2 as we ramp down the analogue signal on the data line. The QD-to-reservoir transitions in the phase response are identical to those measured in a static experiment shown in Fig. 1(d-e) . The rf modulation frequency and amplitude is kept constant throughout the measurement. There is a phase offset between the signal detected from Q 1 and Q 2 due to a small difference in reflection coefficient between cells (see Fig. 1(c) ). We therefore show the phase difference ∆Φ in Fig. 4(a) (see Supplementary Figure S2 ).
Using this interleaved pulsing scheme for sweeping V DL combined with additional stepping of V BG after each cycle, we obtain the charge stability map of both Q 1 and Q 2 sequentially as shown in Fig. 4(b-c) . The transitions observed in the measurement suggest formation of multiple QDs in both cells (see Supplementary Figure S1 for additional scans), i.e. corner dots [40, 45] . Due to filtering of the lines delivering the control FET signals V WL1,2 and data line signal V DL , f op was limited to 1 kHz in this experiment (see Supplementary Figure S2 ).
IV. DISCUSSION: SCALING UP THE ARCHITECTURE
In this Article, we have presented a CMOS dynamicrandom-access architecture for radio-frequency readout of quantum dot devices at millikelvin temperature. In particular, we performed sequential dispersive readout of individual quantum devices in a two-cell layout. In this section, we describe how a larger (N × M ) array of randomly addressable single-electron memory cells could be constructed, making use of the sequential gated readout we demonstrate above, combined with frequency multiplexing. As shown in Fig. 5 , the two dimensional array is distributed in rows (i) and columns (j). A specific qubit in row i and column j, Q ij , can be addressed by a word line V WLj , that controls the voltage on the gate of transistor T ij , and by a data line voltage V DLi , that controls the gate potential on the qubit. Additionally, each row is connected to a different LC resonator for readout. Distinct resonant frequencies f i are achieved using different values for the inductance of each resonator L i . Note that the inductors have a low high-frequency impedance to ground in parallel with a parasitic capacitor. Each resonator can be probed simultaneously using frequency multiplexing techniques [46] such that the whole array only requires a sole high-frequency line for readout. The array can be operated dynamically in a random access manner. When a specific word line j is activated qubits Q ij can be read simultaneously for all i or their gate voltages are refreshed using the specific data line voltages V DLi . Each qubit may be fabricated such that it is in close proximity to other qubits to perform two-qubit operations [22, 47] . This possibility is indicated by the circular connection at the source of each quantum device. The array particularly suits one dimensional chains of interacting quantum devices such as they are distributed along the rows of the array [15, 48, 49] .
For further optimization of the architecture a more detailed understanding of each circuit component at low temperature is necessary, including cross-talk mitigation and a circuit equivalent model of both the control FETs and the quantum devices at the desired operation bias and frequency. Such models could be used in combination with ECAD mixed-circuit design tools to produce an integrated circuit version of the 2D array. Moreover, we note when applying this proposed architecture to particular qubit implementations, where small voltage drifts may induce undesired effects such as unwanted decoherence, further optimization could be necessary to find an optimal trade off between voltage noise, retention time and power dissipation depending on the cell's capacitance. Finally, we note that the signal-to-noise of gate-based readout -limited by the quality factor of the resonant circuit -could be improved by using superconducting spiral inductors [39] . There is a potential for such inductors to be made CMOS compatible using TiN allowing on-chip integration. The footprint of such inductors can be reduced when operating at higher frequencies which could ultimately enable an integrated solution for sensitive readout of large-density qubit arrays.
METHODS

Fabrication details
All CMOS transistors used in this study were fabricated on SOI substrates with a 145-nm-thick buried oxide and 10-nm-thick silicon layer. The silicon layer is patterned to create the channel by means of optical lithography, followed by a resist trimming process. All transistors share the same gate stack consisting of 1.9 nm HfSiON capped by 5 nm TiN and 50 nm polycrystalline silicon leading to a total equivalent oxide thickness of 1.3 nm. The Si thickness under the HfSiON/TiN gate is 11 nm. After gate etching a SiN layer (10 nm) was deposited and etched to form a first spacer on the sidewalls of the gate. 18-nm-thick Si raised source and drain contacts were selectively grown before the source/drain extension implantation and activation annealing. A second spacer was formed followed by source/drain implantations, activation spike anneal and salicidation (NiPtSi). The wide channel control FETs T i and nanowire quantum devices Q i are connected via on-chip aluminium bond wires.
Measurement setup
Measurements were performed at base temperature of a dilution refrigerator (15 mK). Low frequency signals (V SD , V DL , V WL1,2 ) were delivered through filtered cryogenic loom while a radio-frequency signal for gate-based readout was delivered through an attenuated and filtered coaxial line which connects to a on-PCB bias tee combining the rf modulation with V DL . The resonator is formed from a 82 nH inductor and the sample's parasitic capacitance to ground in parallel with the device. The inductor consists of a surface mount wirewound ceramic core (EPCOS B82498B series) and the PCB is made from 0.8 mm thick RO4003C with immersion silver finish. The reflected rf signal is amplified at 4 K (LNF-LNC0.6 2A) and room temperature followed by quadrature demodulation (Polyphase Microwave AD0540B) from which the amplitude and phase of the reflected signal is obtained (homodyne detection). 
DATA AVAILABILITY
The data that support the findings of this study are available from the corresponding author upon reasonable request.
NOTE: READOUT RESONANCE PARAMETERS
We present the resonant frequency f 0 , the frequency shift ∆f , the total capacitance C T and the loaded Q factor Q L in Tab. S1 extracted from Fig. 1(b) of the main text for each control FET configuration. Fig. 1(b) of the main text. f 0 is the center frequency, ∆f is the resonant frequency shift, Q L the loaded quality factor and C T the total circuit capacitance obtained using a nominal inductance of 82 nH.
By comparison with the geometric capacitance of the control FET of 8 fF (30 nm × 10 µm, 1.3 nm equivalent oxide) we find that most of the additional capacitance causing the frequency shift could be attributed to wire bonds between T i and Q i . This indicates that a reduction of shifts of the resonance frequency could be reduced in an optimized circuit for improved resonant frequency matching and overlap.
NOTE: SEQUENTIAL MEASUREMENT OF COULOMB DIAMONDS
In addition to the sequential measurement as a function of top-gate and back-gate as shown in Fig. 4 of the main text we here present a sequential measurement of both cells as a function of top-gate and source-drain voltages. In Fig. S1(a-b) we observe Coulomb diamonds compatible with formation of multiple quantum dots in both quantum devices. In these devices, quantum dots form in the corners of the silicon nanowire as indicated in the side-view along the top-gate in Fig. S1(c) . are alternating between on and off states at the same frequency. Multiple traces represent measurement for increasing frequency and are offset for clarification. For measurements above 1 kHz we observe a significant impact of the filtering on the rise time of the pulses representing the frequency limit for sequential readout in this experiment. By using coaxial lines for delivering V WLi and V DL the frequency limit could be improved up to a limit where fast switching would cause significant heating of the device.
NOTE: DISCHARGE OF MEMORY CELL & FITTING PROCEDURE
In this section we explain the fitting procedure used to fit the decay of V G (t) as a function of time as shown in Fig. 3(b) of the main text. We observe an initial fast decay from The results for V final and τ are shown in Fig. 3(e) of the main text and follow the expected trends. The fast decay has a time constant of one milli-second and an amplitude of ≈ 0.1 V which we attribute to cross-talk. To minimize the effect of the cross-talk on the analysis of the slow decay the pulse amplitude in the measurement presented in Fig. 3 Here we assume that the charge under the gate escapes equally to the source and drain which can be different in a real device. The voltage jump due to charge injection is reduced for smaller C FET and larger C G and charge injection can be mitigated using one NMOS and one PMOS control FET in parallel where the geometry of both can be optimized such that the negative voltage jump introduced when switching off the NMOS FET is canceled by the positive voltage change due to switching of the PMOS FET. Furthermore, cross-talk can be reduced by using coaxial lines to deliver control FET signals and careful PCB and chip design.
